Manish Tiwari

Experience

• 

  Indian Institute of Technology, Roorkee

  May 2008 - Jul 2009

  FPGA Design Intern

  Development of “Digital Electronics Lab Experiments module on Single FPGA Chip “ Design of a multicomponent FPGA based system to facilitate students understand and perform the basic experiments of Digital Logic course.Modeling and simulation of basic sequential and combinational components using VHDL and XILINX compiler and synthesis on SPARTAN KIT.

• 

  Maruti Suzuki India Limited

  Aug 2009 - Aug 2011

  Assistant Manager - Electrical Control
• 

  Cummins Inc.

  Aug 2011 - Jul 2014

  Manager
• 

  Tesla Motors

  May 2015 - Aug 2015

  Intern
• 

  IEEE

  Jan 2016 - Mar 2018

  Communication Committee Chair-Eastern North Carolina Section
• 

  Analog Devices

  Feb 2016 - Oct 2021

  Design Verification Engineer

  • Worked on Design Verification of some of the most complex and advanced digital 4G/5Gtransceiver SOCs.• Developed block and chip-level functional verificationstrategies and plan based on design requirements and system architecture.• Developed modular and configurable UVM based test bench environments for directed,constrained random tests for signal manipulation modules in data pipeline for digital 5Greceiver.• Implemented Coverage driven verification methodologies and formulated functionalcoverage metrics.• Hands-on experience in performing gate-level verification on netlists with SDF backannotated simulations using Cadence Xcelium ecosystem tools.• Coordinated with Physical Design and STA teams to ensure the timing closure progressionsare in line with the Gate Level Simulation expectations while meeting the project objectives.• Experienced in every phase of the design from the pre-silicon stage of design-for-testabilityverification to the post-silicon stage of ATE testing and debug.• Performed Scan pattern generation for Stuck-at and at-speed transition delay faults andelaborate test coverage analysis with Cadence Modus tools Show less

• 

  Microsoft

  Oct 2021 - now

  Senior Design Verification Engineer