Bhaveen Lodaya

Bhaveen Lodaya

System Engineer (Hardware & Software)

Followers of Bhaveen Lodaya268 followers
location of Bhaveen LodayaMumbai, Maharashtra, India

Connect with Bhaveen Lodaya to Send Message

Connect

Connect with Bhaveen Lodaya to Send Message

Connect
  • Timeline

  • About me

    Senior System Engineer at Hiral Tektronix Private Limited

  • Education

    • K J Somaiya College of Engineering, Vidyavihar

      2007 - 2011
      Bachelor of Engineering (B.E.) Electrical and Electronics Engineering First Class With Distinction (71.53%)

      Activities and Societies: Member of Electronics Engineers Student Association (E.E.S.A.) and Institute of Electrical and Electronics Engineers (I.E.E.E.) Final Project: “Railway Indicator System” (Microcontroller based)Interested Subjects: 1. Embedded Systems & Real Time Programming2. Micro Computer System Design3. Microprocessors & Microcontrollers4. Digital Systems5. Robotics6. VLSI Design.Scored highest marks in Control Systems Engineering SubjectVolunteering:1. Event head of “Laser Flash” in Abhyantriki (University Technical Festival)2. Volunteer at Wired & Wireless Robotics… Show more Final Project: “Railway Indicator System” (Microcontroller based)Interested Subjects: 1. Embedded Systems & Real Time Programming2. Micro Computer System Design3. Microprocessors & Microcontrollers4. Digital Systems5. Robotics6. VLSI Design.Scored highest marks in Control Systems Engineering SubjectVolunteering:1. Event head of “Laser Flash” in Abhyantriki (University Technical Festival)2. Volunteer at Wired & Wireless Robotics Workshop3. Volunteer at Aqua Robotics WorkshopParticipation:1. Wireless Robotics Workshop2. Solar Robotics Workshop Show less

    • Ramniranjan Jhunjhunwala College

      2005 - 2007
      Junior College Science First Class (72.83%)

      Basic Physics, Chemistry, Mathematics and BiologyScored full marks in Mathematics in Common Entrance Test required for admission to Bachelor University

    • WEES English High School

      1993 - 2005
      School Basic Study First Class With Distinction (82.66%)
    • Technische Universität Chemnitz

      2013 - 2017
      Master's degree Master of Science in Automotive Software Engineering ECTS 1.8

      Master Thesis: "On-Board Memory Extension on Reconfigurable Integrated Circuitsusing External DDR3 Memory" (ECTS: 1.4)Research Internship: “Virtual Parallel DDR3 Memory Access” (ECTS: 2.0)Research Seminar: “Multicore and AUTOSAR” (ECTS: 1.7)Interested Subjects:1. Real Time Systems2. AUTOSAR3. Software Platforms for Automotive Systems4. Hardware Software Co-design5. Multicore Programming

  • Experience

    • Hiral Tektronix Pvt Ltd

      Sept 2011 - Sept 2013
      System Engineer (Hardware & Software)

      1. Software modifications fora. Web based Smart Attendance System in ASP.NET & MS-SQLb. Data Acquisition Software for Biometric systems in C# & SQLite2. Distributing software modules to other developers for coding and reporting3. Managing engineers for client location visits for new hardware installation and maintenance4. Marketing and administration at office as and when required

    • Technische Universität Chemnitz

      Apr 2015 - Sept 2015
      Research Intern

      Designing and development of an intermediate entity between two different VHDL entities and the DDR3 SDRAM module, allowing both the systems to communicate with the RAM and making possible accurate and error free data readwrite to and from the RAM. The research part included learning and gaining knowledge about Memory Interface Generator (MIG) and First In First Out (FIFO) IP cores provided by Xilinx.The hardware description of the entire system was written in VHDL language, with the help Xilinx ISE. ISim was used to run the simulation and verify the error free flow of data between the modules. Show less

    • Technische Universität Chemnitz

      Mar 2016 - Jan 2017
      Research Intern

      Designing and development of an entity which facilitates multiple VHDL entities to communicate with a single external DDR3 RAM module.The research part included finding different available ways for communication between different entities & RAM and trying to develop a new communication architecture and simulating & validating the working on the FPGA development board.The hardware description of the entire system was written in VHDL language, with the help Xilinx ISE. ISim was used to run the simulation and verify the error free flow of data between the modules. FPGA development board from HiTech Global was used for hardware verification. Show less

    • Hiral Tektronix Private Limited

      Dec 2017 - now
      Senior System Engineer (Hardware & Software)
  • Licenses & Certifications

    • Accelerated Diploma in .Net

      SEED Infotech Ltd.
    • Intensive course in Microsoft SQL Server

      SEED Infotech Ltd