Manjunath Genasi

Manjunath Genasi

Validation Engineer

Followers of Manjunath Genasi432 followers
location of Manjunath GenasiBengaluru, Karnataka, India

Connect with Manjunath Genasi to Send Message

Connect

Connect with Manjunath Genasi to Send Message

Connect
  • Timeline

  • About me

    Lead Senior Engineer at Qualcomm

  • Education

    • IETE new delhi

      2013 - 2016
      Diploma Electronics and Communications Engineering

      Had wonderful experience during the diploma in IETE. Had done full VLSI design, simulation and Layout flow of 555 timer as project at the end.

    • C P High School, Mamadapur. Tq:GOKAK Dist:Belgaum

      2006 - 2009
      High School 80%
    • Visvesvaraya Technological University

      2016 - 2019
      Bachelor's degree Electrical, Electronics and Communications Engineering

      I have complied my bachelor's degree while i was parallelly working.Since I had industry knowledge, I was able to connect lot things to practical use-cases in engineering.

  • Experience

    • Texas Instruments

      Apr 2013 - May 2015
      Validation Engineer

      For first 1 Year, Worked on ATE test validation on Very Low Cost Tester (VLCT) and Eagle Test System (ETS88 Tester) for mixed signal devices.Later, moved on to to Post Silicon Validation with involvement in Bench Automation/Characterization for PMIC deices using LabVIEW.Below are my job responsibilities:• Characterization of PMIC(Power Management IC) which has number of LODs and DC-DC buck converters.• Worked on test code development for validating line/load regulation, transient, slew rate, ripple test and PSRR etc.• Instrument automation, GUI development for efficient debug and analysis.• test report generation and review.• Instruments used: KEITHLEY power supply, signal generator, oscilloscope and NI-DAQ.• Tools used: NI Lab-VIEW, Test Stand. Show less

    • Qualcomm

      Mar 2015 - now

      As a PMIC validation and system engineer, I am mainly focused on battery gauging and charger module for snapdragon mobile computing chip.Below are my job responsibilities:• Planning the system level use-cases and review the test list with design, systems teams to make sure all the implemented features are covered.• Implementing test automation/script for signed-of use-cases and creating test sequence.• Sync-up with test hardware designer to make sure all the required test capabilities are implemented.• Reviewing the test results and debugs with system, design team with neat document.• Once the all design looks fine, work with software team to make sure all the hardware and software integration, required features are implemented within software.• Will be working on full system(mobile) level verification for all the implemented features by software. Show less As a PMIC verification and integration engineer, I mainly worked on PMIC power on sequencing and user-interface modules like Haptics, notification LED(RGB) for snapdragon mobile computing chip.• Implementing the use-case list and test script automation for signed-of use-cases.• Make the correct test set-up and hardware interface for smooth execution of test scripts.• Document the test results, issues and review with system, design team.• Review the results ran from multiple chips to check the IC to IC performance variations.• Validating the software implementation for HW – SW integration Show less

      • Senior Lead Engineer

        Nov 2022 - now
      • Senior Engineer

        Apr 2017 - Nov 2022
      • Test Engineer

        Mar 2015 - Apr 2017
  • Licenses & Certifications