Sayan Baidya

Sayan Baidya

Teaching Assistant

Followers of Sayan Baidya2000 followers
location of Sayan BaidyaVadodara, Gujarat, India

Connect with Sayan Baidya to Send Message

Connect

Connect with Sayan Baidya to Send Message

Connect
  • Timeline

  • About me

    Design Validation Engineer | Silicon Labs | IITM - Microelectronics | BITS Pilani

  • Education

    • Navrachana sama

      2014 - 2016
      High school pcm science 88.6%

      Activities and Societies: Physical ed. Gaming

    • Delhi public school vadodara

      2004 - 2014
      Secondary education Basic studies 9.8

      Activities and Societies: Table tennis Interschool Gaming Science clubs maths clubs Reading club Logical reasoning club

    • SRM University

      2016 - 2020
      Btech Electrical, Electronics and Communications Engineering 86.85%

      Activities and Societies: Coding, Reading, Keeping up with latest technology. - Focused on fundamentals of electronics and dealt with most of the important areas in electronics throughout the bachelors.

    • BITS Pilani, Hyderabad Campus

      2020 - 2022
      Master of Engineering - MEng Embedded Systems and VLSI Design 9.21

      Masters focused on- Embedded courses which dealt with handling microcontrollers using software like keil uVision.- Digital VLSI designing and STA+ CDC.- VLSI Architecture included the RISC-V Architecture, MIPS Architecture, Cache Architecture, GPU Architecture etc.- Had a semester of research work of Network on Chip Architecture to make the architecture more robust from router failures.- Designing Digital Circuits using FPGA and understanding LUTs for designing, using… Show more Masters focused on- Embedded courses which dealt with handling microcontrollers using software like keil uVision.- Digital VLSI designing and STA+ CDC.- VLSI Architecture included the RISC-V Architecture, MIPS Architecture, Cache Architecture, GPU Architecture etc.- Had a semester of research work of Network on Chip Architecture to make the architecture more robust from router failures.- Designing Digital Circuits using FPGA and understanding LUTs for designing, using Xilinx Vivado.SGPA :Sem 1 - 8.22Sem 2 - 9.56Sem 3 - 9.00Sem 4 - 10.00 Show less

    • Indian Institute of Technology, Madras

      2023 - 2026
      Master of Technology - MTech Microelectronics
  • Experience

    • Birla Institute of Technology and Science, Pilani

      Nov 2020 - Jan 2022
      Teaching Assistant

      EEE F111 - Basic Electrical, in 1st and 2nd sem :- Had taken lectures regarding introduction to LT-Spice.- Guided some groups of students in BE 1st year for completing projects related to basic electrical course, based on LT spice.- Some of the projects were Temperature and Humidty sensors interfacing with opamp for smart farming application.EEE G512 Embedded System Design, in 3rd sem:- Took labs involving Keil uvision and AT89c51 for 1st year ME students in EEE department.- Explained various topics in embedded system design including the concepts of stack, assembly level programming, timers etc. and gave live demonstration on keil. Show less

    • Silicon Labs

      Jan 2022 - now

      - Involved in Post Silicon Validation of ADC module.- FFT analysis was done and SNR, SINAD, THD, ENOB, SFDR values were validated for studying the noise and harmonic effects.- Did the DNL and INL validation for checking the linearity of ADC.

      • Engineer I-Design Validation

        Aug 2022 - now
      • Validation Engineer

        Jan 2022 - Jul 2022
  • Licenses & Certifications