Gowri Ratnasri Mahendrawada

Gowri Ratnasri Mahendrawada

Followers of Gowri Ratnasri Mahendrawada657 followers
location of Gowri Ratnasri MahendrawadaUnited States

Connect with Gowri Ratnasri Mahendrawada to Send Message

Connect

Connect with Gowri Ratnasri Mahendrawada to Send Message

Connect
  • Timeline

  • About me

    Looking for Full Time Opportunity in Design Verification | MS CE Student @ NCSU | Ex- Qualcomm | Ex- Intel

  • Education

    • Hindu Public School

      2000 - 2012
      Secondary School 10CGPA

      Activities and Societies: Cultural Captain (2010-2012)

    • Sri Chaitanya College of Education

      2012 - 2014
      Senior Secondary 96.7%
    • Vellore Institute of Technology

      2014 - 2018
      Bachelor of Technology Electronics and Communications Engineering
    • North Carolina State University

      2023 - 2025
      Master's degree Design Verification
  • Experience

    • Intel Corporation

      Jan 2018 - Mar 2021

      Verification of fabric Interface of a Load balancer IP.• Working on Interface Protocol to match the Design Specification.• Written directed tests to cover the corner cases for 100% functional Coverage.• Debugging various testcase failures to deliver functionally correct design blocks.Skills : Universal Verification Methodology (UVM) • SystemVerilog • Perl . Functional Verification SoC Verification Intern • Worked on Building Strong Architecture and Design Knowledge.• Working with Architects and design engineers to understand the functionality to be verified.• Develop System Verilog Assertions for end to end functionality checks.Skills : VCS · Verdi · Linux · System Verilog . System Verilog Assertions

      • SoC Design Engineer

        Jul 2018 - Mar 2021
      • Intern

        Jan 2018 - Jun 2018
    • Qualcomm

      Apr 2021 - Jan 2023
      Senior DV Engineer

      Design Verification of PHY for 100G Ethernet.• Developing sequences for the SERDES features.• Integrating SERDES PHY to the testbench environment using UVM and SystemVerilog.• Worked on Creating constraint random stimuli and ran regression suites, debugged simulation failures.Skills: SystemVerilog · Universal Verification Methodology (UVM) · Functional Verification · Perl · Application-Specific Integrated Circuits (ASIC) . Formal Verification

  • Licenses & Certifications

    • Getting Started with Image Segmentation

      NVIDIA
      Feb 2024
      View certificate certificate
    • Modeling Time Series Data with Recurrent Neural Networks in Keras

      NVIDIA
      Feb 2024
      View certificate certificate
    • NVIDIA DLI– Getting Started with Deep Learning

      NVIDIA
      Jan 2024