Raqqib Bin Kadir

Experience

• 

  ULKASEMI LIMITED

  Dec 2014 - Jun 2016

  IC Layout Engineer

  #Experienced in Designing & working on Full Analog & mixed signal Block from transistor level to chip level.#Familiar & have experience is working on various technology node & PDK upto 10nm. #Efficient in working on cell Floorplan & powerplan.#Very Good Understanding on Memory Cell, bit cell,SRAM memory architecture.Hand on experience on layout Techniques of Band-gap, current mirror,Differential Pair, device matching , common centroid design.Efficient in solving antenna, ESD , Latch up errors. #Experience in IC physical design(floor plan, Placement, Routing, Clock Tree Synthesis, TimingClosure)#Strong Layout verification skill as LVS, DRC, DFM.#Tools: Virtuoso Schematic Editor, Virtuoso Layout Suite, Calibre DRC™, LVS,xRC™ and Calibre RVE™,Cadence® Allegro® PCB Designer, OrCAD® PCB Designer, Cadence Encounter Tool,Proteous, HSPICE.# Programming & scripting languages: C++, C, Verilog-HDL,system verilog, python, pearl, unix, shell. Show less

• 

  Walton Group

  Jul 2016 - Aug 2022

  Senior Additional Director (Senior Product Manager)

  #Responsible for overall operations to ensure sustainable growth, achieve the business target and maintain continuous process development.#Develop, manage & and analyze the market for Innovative new products for the Market. Define product strategy and roadmap.#Development of computer Motherboards, DDR4/DDR5 DRAM, Solid state storage devices, andportable power storage systems#Work closely with engineering teams to understand platform capabilities,limitations, and architectural considerations#Generate design concepts, wireframes, and prototypes that consider both user experience and technical constraints.#Study/Bench-marking/Reverse engineering of the competitor product Show less

• 

  TETON

  Sept 2022 - now

  Senior Product Manager

  # Analyze system requirements, customer needs, cost, and capacity to determine project feasibility.# Architecture definition and specification of a chip subsystem or entire SOC.# Architecture design Studies of ASIC Technologies, Chip design & verification.