Narendra Tiwari

Narendra Tiwari

location of Narendra TiwariSouth Goa, Goa, India

Connect with Narendra Tiwari to Send Message

Connect

Connect with Narendra Tiwari to Send Message

Connect
  • Timeline

  • About me

    Sr. Product Design Engineer at Western Digital

  • Education

    • Birla Institute of Technology and Science, Pilani - Goa Campus

      2019 - 2021
      Master of Technology - MTech Microelectronics
    • VISHWAKARMA GOVERNMENT ENGINEERING COLLEGE, CHANDKHEDA,GANDHINAGAR 017

      2014 - 2018
      Bachelor of Engineering - BE Electronics and Communication 8.11
  • Experience

    • Western Digital

      Jan 2021 - now

      Worked in WD 3D NAND BiCS4 and BiCS5 Memory Test Qualification, Failure investigation & port learning into the test program. My Responsibility includes:1. Test Program Development, Validation and release to Mass Production2. Perform the various Electrical failure analysis by creating the debug scripts(in C or Python) to reduce the product DPPM and achieve high Yield.3. Work with the Physical FA team for assembly issues. 4. Well Versed with Jira and Agile methodologies5. Closely work with Assembly, Wafer Test & Drive test level test team, for yield improvement at package level, including test screen transfers, wafer level screen criteria optimization. And, also cross functional work with Quality, Firmware and Memory Systems Team6. Work on different Memory test platforms (ADV 5773, ASPEN 5831)7. Various Automation Projects involving Data Analysis that not only helped in reducing cost but also helped in saving time for testing (~75% time saved for testing).8. Innovations to reduce cost and optimized test flow Show less

      • Senior Product Design Engineer

        Jul 2021 - now
      • Product Design Engineer

        Jan 2021 - Jun 2021
  • Licenses & Certifications

    • Application Specific Integrated Circuit (ASIC) design flow and its related fundamentals

      Udemy
      Sept 2023
    • Diploma in Multilingual Computer Programming

      CDAC
      Jan 2015
    • Verilog for an FPGA with Xilinx Vivado Design Suite

      Udemy
      Sept 2023
  • Volunteer Experience

    • Member

      Issued by Institute of Electrical and Electronics Engineers on Mar 2017
      Institute of Electrical and Electronics EngineersAssociated with Narendra Tiwari