Jesus Mora Carreon

Jesus Mora Carreon

Administrative Clerk

Followers of Jesus Mora Carreon808 followers
location of Jesus Mora CarreonTijuana, Baja California, Mexico

Connect with Jesus Mora Carreon to Send Message

Connect

Connect with Jesus Mora Carreon to Send Message

Connect
  • Timeline

  • About me

    CID+ Mtr.Ing -Sr.PCB Design Engineer at Qualcomm

  • Education

    • CETYS Universidad

      2015 - 2017
      Master of Engineering - MEng Networks and Information and Comunication Tecnologies
    • CETYS Universidad

      2009 - 2013
      Mechatronics Engineering PCB Design
  • Experience

    • IGASTUR

      Jan 2010 - Jul 2010
      Administrative Clerk

      -Client call managing.-Educational material provider.-Cleric duties like organizing files, making forms, updating information, data capturing

    • Honeywell

      Feb 2012 - Aug 2012
      Quality Engineering Intern

      -MRB Quality assurance engineering-Produc Return Inspection-On going reliability tests, HALT/HAST

    • Spectrum Integrity, Inc.

      Feb 2013 - Aug 2019

      -Design High-Frequency / High-Speed PCB Technology and R&D Applications (up to 18 layers), -BOM creation and update.-Schematic capture, Layout design and data generation in Altium Designer 19-Schematic capture, Layout design and data generation in OrCAD PCB (cadence)-Project Management for PCB design.-Signal Integrity for PCB design.-Analysis capability for PDN Efficiency and Transmission line geometries.-PCB Footprint Design and 3D Modeling.-Solidworks 3D Design of Parts for Libraries-AutoCAD Technical Drawing for Custom Footprint design.-AutoCAD PCB Design Using EPD (Electronic Package Design)-GD&T Capabilities applied to Fab Drawings.-PCB Libraries Expert Librarian tool-PCB Footprint Library Creation and Management -Schematic Library Creation and Management -Internal management of Footprint library creation team.-Management and creation of internal Footprint Standard Operating Procedures Show less -Design High-Frequency / High-Speed PCB Technology and R&D Applications (up to 8 layers)-BOM creation and update.-Schematic capture, Layout design and data generation in Altium Designer-AutoCAD Technical Drawing for Custom Footprint design.-AutoCAD PCB Design Using EPD (Electronic Package Design) -PCB Footprint Library Creation and Management -Schematic Library Creation and Management -Solidworks 3D Desing of Parts for Libraries -PCB Libraries Expert Librarian tool Show less

      • PCB Design Engineer / CAD Library Manager

        Jan 2017 - Aug 2019
      • Jr. PCB Design Engineer/CAD Librarian

        Jan 2014 - Dec 2016
      • CAD Librarian

        Feb 2013 - Dec 2014
    • Bose Corporation

      Aug 2019 - Sept 2024
      PCB Design Engineer III

      Responsible for PCB designs from conception to manufacturing, schematic capture, component placement, routing, Gerber / ODB++ file creation, and all documentation using the Cadence Allegro Toolset. Knowledge of Reuse Modules for design capture, Ability to manage multiple projects, and Responsible for interfacing with electrical, mechanical, test, and manufacturing engineering disciplines to ensure that the overall design requirements are captured and accomplished.-7+ Years of experience working on multi-layer designs with Analog, Digital, mixed Technology, and high-speed routing.-Design using constraint rules.-Proficient PCB design skills.-Cadence Allegro X , DEHDL, System Capture.-Experienced in documentation creation.-Schematic capture.-Circuit analysis.-Parts list generation.-Change request incorporation.-PCB layout & routing.-Fluent in English, written and spoken.-Experience with HDI technology.-Experience with producing Bills of material (BOM’s) from PCB programs.-Create and provide training for cadence and design features within the design group.-Experience working with JIRA.-Experience working with Windchill. Show less

    • Qualcomm

      Sept 2024 - now
      Sr. PCB Design Engineer
  • Licenses & Certifications

    • Allegro PCB Editor Basic Techniques v17.2-2016 Exam

      Cadence Design Systems
      Sept 2019
      View certificate certificate
    • Advanced Certified Interconnect Designer (CID+)

      IPC
      Apr 2023
    • Allegro PCB Librarian v17.2-2016 Exam

      Cadence Design Systems
      May 2020
      View certificate certificate
    • Certified Interconnect Designer (CID)

      IPC-Association Connecting Electronics Industries
      Oct 2019
    • Certified Printed Circuit Designer

      PCEA-Printed Circuit Engineering Association
      Dec 2024
  • Honors & Awards

    • Awarded to Jesus Mora Carreon
      Reconocimiento de Graduacion con Honores CUM LAUDE CETYS Universidad Jun 2013 Se otorgo el reconocimiento de graduacion con honores CUM LAUDE por tener un promedio sobresaliente durante todos los semestres de la carrera.
    • Awarded to Jesus Mora Carreon
      Alumno Excelencia CETYS Universidad Feb 2013 Obtención de Excelencia Académica por haber mantenido un promedio de 100/100 durante el 7mo. semestre de la carrera.