Talk to sales Try for Free
Charles Chou

Charles chou

bookmark on deepenrich
location of Charles ChouHsinchu Metropolitan Area
Phone number of Charles Chou+91 xxxx xxxxx

  • Timeline

    Sept 2013 - Sept 2014

    Internship Trainee

    緯創資通
    Current Company
    Dec 2017 - now

    Senior Principal Engineer

    Elite Semiconductor Microelectronics Technology Inc

  • About me

    Memory Design Engineer

  • Education

    • 國立臺灣科技大學

      2015 - 2017
      Master's degree department of electronic and computer engineering (electronic system) gpa: 3.97/4.0

      » Specializing in Analog IC Design and Power Management IC Design.» Masters Dissertation: A DC-DC Boost Converter with Adaptive On-Time Control and Zero-Current Switching for Energy Harvesting System. (Supervised by Prof. Poki Chen)

    • 明志科技大學

      2011 - 2015
      Bachelor's degree department of electronic engineering grade ranking no. 1 in the department of electronic engineering (1/103)

      Directed Individual Study: Analog IC Design, including Integrated Analog Filters Design. (Supervised by Prof. Hua-Pin Chen)

  • Experience

    • 緯創資通

      Sept 2013 - Sept 2014
      Internship trainee

      【Product Development Div., Server BU】» Server Hardware Technique Support for HP- To Perform Failure Analysis & RMA for Products. - Products Function Verification & Measurement Support for R&D. - Rework Support for R&D.

    • Elite semiconductor microelectronics technology inc

      Dec 2017 - now
      Senior principal engineer

      【Flash Design Dept., Memory BU】» Responsibility: Design of READ Sensing Critical Path for All NOR Flash Products- READ Timing Control Design.- Sense Amplifier Design.- The Consideration of Sensing Data Bus Critical Path. - READ Functional Verification. - Output Buffer Design including Pre-driver, OCD, etc.- HV Circuit Path Design including LDO.- Layout Floor Planning and Review for READ Sensing Critical Path.- Debugging for READ-related Products Issues.» Experience of SPI NOR Flash Products Design:- Fabrication Technology: 90nm, 65nm, 50nm, and 48nm - Memory Density: 4Mb, 8Mb, 16Mb, 32Mb, 64Mb, 128Mb, 256Mb, and 512Mb- Operating Voltage: 3.3V, 1.8V, and Wide Voltage (1.65-3.6V)Range Show less

  • Licenses & Certifications

    • Certificate of completion: energy-saving power management integrated chip design (learned in a 12-hour training course)

      Tze-chiang foundation of science and technology
      Nov 2019

    • Certificate of ic layout design capability identification

      National chip implementation center, cic
      Jul 2015

    • Certificate of advance printed circuit board layout and design, engineer level

      Taiwan innovation technology management development association
      May 2013

    • Technician certificate of computer maintenance, class c skill category

      Council of labor affairs, executive yuan, republic of china
      Jul 2010

  • Honors & Awards

    • Awarded to Charles Chou
      Internship Excellence Award Ming Chi University of Technology Sep 2014 Job Recommendation from Internship Recruiter - Wistron Corporation.