Rui Y.

Rui Y.

FPGA Engineer

Followers of Rui Y.279 followers
location of Rui Y.Shenzhen, Guangdong, China

Connect with Rui Y. to Send Message

Connect

Connect with Rui Y. to Send Message

Connect
  • Timeline

  • About me

    半导体

  • Education

    • 中北大学

      -
      Bachelor of Science (BS) Electronic Engineering
  • Experience

    • 华为

      Apr 2006 - Sept 2007
      FPGA Engineer

      1. Implemented Flow Management Module with Verilog-HDL according to Detailed Design Spec.2. Accomplished unit simulation testing.3. Maintain the whole GPON OLT TM logic.

    • VIAVI Solutions

      Jan 2008 - Aug 2014
      Sr. FPGA Engineer

      2010.12 – 2014.8: 1. Accomplished Function Specification writing, Detailed Design writing, source code design, Test Plan writing, integration, regression test and filing documents individually, on time delivery with good quality. 2. Implemented FPGA design modularization by steps during the projects to aim low coupling with high reusable and parallel development. 3. Responsibility for FPGA Development Platform daily maintain, training team members and new hires as FPGA Development Platform local contact.2010.3 – 2010.12: 1. Cooperated with engineers in the U.S. to set up FPGA Development Platform for Shenzhen FPGA team to aim synchronous working between different sites. 2. Resolved one issue, which was complained by customer.2008.1 – 2010. 3: 1. Taking responsibility for two Handset Test Equipment development and verification. Implementing FPGA high-level design, detailed design, source coding, testing, integration and documents writing, on time delivery with good quality.Had been to the U.S. for six months in total for training and worked with engineers in the U.S. and shared experiences after back Shenzhen to improve team members’ skillsets.Special Contribution:During period of 2010.3 – 2010.12, cooperated with engineers in the U.S. to set up FPGA public development platform for Shenzhen FPGA local team to aim parallel development in different sites and resolved issues feedback from Asia customers. 收起

    • 深圳市紫光同创电子有限公司

      May 2015 - now
      研发副经理

      1. Leading team to aim target, supporting various IPs based on Pango FPGAs or CPLDs to meet customers' requirements.2. Project management, skilled communication among different departments, coordinating resource, to aim target on time.3. Pre-Research as per customers' requirements, making function specification and high level design structure, also, leading team to impletmenting it. Like PCIe, Ethernet, SDI, SEU, MIPI, etc...4. Technical guide inside or outside, like troubleshooting, technical surpporting, etc... 收起

  • Licenses & Certifications

    • PMP

      Project Management Institute
      Dec 2018