Ayushmaan Mishra

Experience

• 

  ISA - VIT

  Feb 2022 - Dec 2023

  As the Finance Head of ISA-VIT, I played a crucial role in managing the financial operations and strategic growth of the chapter. I oversaw sponsorship acquisition, budgeting, and resource allocation to support over 40 successful events, ensuring their seamless execution. Collaborating closely with various departments, I streamlined financial workflows and facilitated cross-functional initiatives to enhance overall efficiency. I also led fundraising efforts, securing key partnerships that boosted the chapter’s annual budget by 25%, enabling the introduction of new programs and activities. This role honed my leadership, financial planning, and strategic decision-making skills, contributing to the sustained success of ISA-VIT as a premier technical chapter. Show less

  • Finance Head

    Jan 2023 - Dec 2023

  • Core Committee Member

    Feb 2022 - Mar 2023
• 

  Make-a-thon

  Jan 2023 - Mar 2023

  Coordinator

  As a Coordinator for Make-A-Thon, a hardware-focused hackathon, I oversaw guest care, ensuring a seamless experience for mentors, judges, and participants. I managed technical aspects like resource allocation for prototyping and troubleshooting hardware issues. Additionally, I streamlined event logistics, facilitated team coordination, and ensured the smooth execution of workshops and project demonstrations.

• 

  NSPCL : NTPC - SAIL Power Company Limited

  Aug 2023 - Sept 2023

  Intern

  During my internship at NSPCL, I gained hands-on experience in the operational and technical aspects of power generation and distribution. I worked closely with industry experts to analyze and optimize the performance of critical systems within a thermal power plant. My responsibilities included monitoring and assessing key parameters of power plant operations, preparing detailed reports on system efficiency, and contributing to projects aimed at reducing operational downtime.

• 

  Maven Silicon

  Jun 2024 - Jul 2024

  Design Intern

  During my internship at Maven Silicon, I designed an AHB to APB bus interface using SystemVerilog, enabling seamless communication between AHB master and APB slave devices. I developed and integrated address decoding and bus arbitration mechanisms to ensure efficient data flow. Additionally, I tested and verified the design using simulation tools, achieving high reliability under diverse operational conditions.