Rakshitha S Hiremath

Rakshitha S Hiremath

Intern

Followers of Rakshitha S Hiremath238 followers
location of Rakshitha S HiremathBangalore Urban, Karnataka, India

Connect with Rakshitha S Hiremath to Send Message

Connect

Connect with Rakshitha S Hiremath to Send Message

Connect
  • Timeline

  • About me

    VLSI Physical Design Enthusiast | Digital Systems Specialist | Proficient in FPGA & ASIC Design, Verilog HDL, Cadence Tools, and Xilinx Vivado | Recent ECE Graduate

  • Education

    • M.E.S Kishora Kendra PU college

      2018 - 2020
      Pre - University College P.C.M.B 84.16%
    • Don Bosco Institute of Technology (D.B.I.T)

      2020 - 2024
      Bachelor of Engineering - BE Electronics and Communications Engineering 9.13

      Activities and Societies: Dedicated engineering student with a focus on innovation and social impact. Led campus organizations and won awards for technical projects, including a sanitary napkin vending machine. Published research on science and technology's societal impact. Committed to using engineering for positive change.

  • Experience

    • Internshala Trainings

      May 2023 - Jun 2023
      Intern

      During my internship, I gained hands-on experience in VLSI and FPGA design, focusing on digital circuit development. The program covered:1. Introduction to VLSI principles2. HDL coding concepts for efficient digital system modeling3. Combinational and sequential circuit design4. Finite State Machine (FSM) implementation5. System design using FPGAs6. Practical case studies and projectsKey projects included designing a vending machine using FSM techniques and developing a traffic signal control system. These applications allowed me to apply theoretical knowledge to real-world scenarios, enhancing my skills in digital logic, timing considerations, and system-level design.Throughout the internship, I utilized industry-standard tools and methodologies, bridging the gap between academic learning and practical implementation. This experience has equipped me with valuable skills in digital circuit design, project management, and problem-solving, preparing me for future challenges in the field of integrated circuit technology. Show less

    • ISRO - Indian Space Research Organization

      Aug 2023 - Sept 2023
      Intern

      Worked as an intern for the upcoming project of ISRO titled "Navigation in Space - Satellite Docking: Processing and Simulation of Point Cloud Data for 6DOF Estimation."This project explores the use of Flash LiDAR (Light Detection and Ranging) technology for precise satellite navigation and docking in space. By processing point cloud data, we aim to achieve accurate 6 Degrees of Freedom (6DOF) estimation for satellite control.Key aspects include:1. Utilizing Flash LiDAR to capture detailed 3D point cloud data of space environments2. Developing algorithms for real-time processing of this data3. Implementing simulation environments for testing and refinement4. Enhancing satellite autonomy and precision in various space operationsThe research focuses on improving the safety, accuracy, and efficiency of satellite maneuvers, particularly in docking scenarios. This technology has broad applications in space exploration, from routine satellite maintenance to complex deep space missions.By advancing satellite navigation capabilities, this project contributes to the evolving field of space operations and paves the way for more ambitious future space endeavors. Show less

    • Univision Technology Consulting Pvt. Ltd.

      Mar 2024 - now
      Graduate Engineering Trainee

      Developed and verified RTL designs using Verilog for 45nm technology node projects, proficient in 90nm and 180nm processes.Conducted simulations with Cadence Xcelium and performed logical equivalence checking using Conformal, executed physical and logical synthesis tasks using Cadence Genus.Utilized Cadence tools for synthesis and optimization, emphasizing area and power constraints.Learnt about the chip design stages including floor planning, power planning, and Clock Tree Synthesis (CTS), performed Static Timing Analysis and Place & Route (PnR) tasks using Cadence Innovus.Utilized semiconductor physics, CMOS technology, Low power techniques concepts in practical project work.Gained Hands on experience in Vivado HLS for FPGA based prototyping and design validation. Show less

  • Licenses & Certifications

    • VLSI SYSTEM ON CHIP DESIGN

      Maven Silicon
      Nov 2023
    • INTRODUCTION TO THE INTERNET OF THINGS AND EMBEDDED SYSTEMS

      Coursera
      Aug 2022
    • VLSI DESIGN

      Internshala Trainings
      Jun 2023
    • DIGITAL SYSTEM DESIGN

      NPTEL
      Apr 2023
    • C FOR EVERYONE: PROGRAMMING FUNDAMENTALS

      Coursera
      Jul 2021