Han Yuen Ong

Han Yuen Ong

Trainee

Followers of Han Yuen Ong520 followers
location of Han Yuen OngPenang, Malaysia

Connect with Han Yuen Ong to Send Message

Connect

Connect with Han Yuen Ong to Send Message

Connect
  • Timeline

  • About me

    (Retired) Principal Engineer at Intel

  • Education

    • Universiti Sains Malaysia

      1995 - 1999
      Bachelor of Electrical and Electronics Engineering VLSI First Class
  • Experience

    • Intel Corporation

      Dec 1997 - Apr 1998
      Trainee

      1. Maintenance of Alphasem Machine (9002 & 9006) Die Attach Machine2. Perform Measurement Capability Analysis(MCA) on Hisomet Machine3. Perform Integrated Passive Data Collection for the new production line4. Developing software using Visual Basic for Application (VBA) Programming

    • Intel Corporation

      Apr 1999 - Sept 2024

      - Chief Engineer for Next Gen Client Microprocessor System on Chip (SOC) Product.- Working closely with the Project Manager to set the technical direction for the next gen client product development and delivery. - This includes plan out the High-level Schedule (HLS) for the product, Deliverable/Receivable from different group to make sure on time delivery of the final database to the fab as well as working with the post silicon team to define the delivery schedule for all the pre-silicon collateral for post silicon team flow enablement.- People manager: having 10 direct reports (Most of them are Senior staff engineer) from various design domain – Structural design, Timing signoff, Power signoff and Intellectual Property (IP) office team member. Show less - Gained exposure in various VLSI design areas thru involvement in various Intel Client Microprocessor System on Chip (SOC) project, including pre-silicon validation (PSV), Gate Level Simulation (GLS) , Logic Synthesis (Synthesis) , Auto Place and Route (APR) , Performance Verification (PV) , Floor-planning (FP) and integration. - Manage and lead a team of design engineers to deliver a sub block in the Intel Client Microprocessor SOC design. Primary focus on sub block logic/circuit design, logic synthesis, performance verification, floor planning and power convergence.- Part of department hiring task force to work on department talent management and pipeline strategy. Involved in multiple career fair and hiring rush to provide career talk and involved in the new talent interview process both in local and oversea event. Show less

      • Principal Engineer

        Apr 2021 - Sept 2024
      • Senior Staff Design Engineer

        Apr 1999 - Mar 2021
  • Licenses & Certifications