Talk to sales Try for Free
Swapneel Bhandarkar

Swapneel Bhandarkar

Electronics

Followers of Swapneel Bhandarkar534 followers
location of Swapneel BhandarkarHyderabad, Telangana, India

Connect with Swapneel Bhandarkar to Send Message

Connect

Connect with Swapneel Bhandarkar to Send Message

Connect

  • Timeline

  • Skills

    Logic design
    Cadence virtuoso
    Layout design
    Logic synthesis
    Rtl design
    Electronics
    Asic
    Vlsi
    Verilog
    Integrated circuit design
    Xilinx
    Cadence
    Cmos
    Advance digtal design
    Fpga
    Rtl coding
    Vhdl
    Modelsim
    Silvaco tcad
    Semiconductors
    Simulations
    Static timing analysis

  • About me

    Lab Engineer under SMDP-C2SD at Maulana Azad National Institute ofTechnology

  • Education

    • CDAC

      2012 - 2012
      PG-Diploma in VLSI VLSI A

      Done project on FIFO design in VHDL

    • Veermata Jijabai Technological Institute (VJTI)

      2009 - 2011
      Master of Technology (M.Tech.) Electronics Engineering

      Project on Characterization and Optimization of 90nm NMOS Transistor using SILVACO TCAD.

    • Rajiv Gandhi Prodyogiki Vishwavidyalaya

      2005 - 2009
      Bachelor of Engineering (B.E.) Electrical, Electronics and Communications Engineering

      Activities and Societies: Robotics Team

  • Experience

    • VJTI Mumbai

      Jul 2009 - Jul 2011
      Electronics

      2009.M.Tech course.

    • C-DAC Mumbai

      Feb 2012 - Aug 2012
      VLSI

      2012, PG-Diploma course in VLSI design.

    • Ishnatek Systems & Services pvt. ltd.

      Oct 2012 - Sept 2013
      Intern

      • Characterization of standard cells for all corners in Cadence ELC(Encounter Library Characterizer) tool.• Generate liberty file in .lib format containing information like process, voltage, temperature, timing, power, capacitance, resistance.• Create datasheets of all corners including all parameters of standard cells like PVT, timing analysis, power analysis, capacitance.• Synthesis of standard logic cells using Cadence Encounter® RTL compiler. RTL coding in verilog. • Behavior simulation of logic cells using cadence virtuoso. Show less

    • Maulana Azad National Institute of Technology Bhopal

      Sept 2013 - Jun 2016
      Junior Research Fellow

    • Maulana Azad National Institute ofTechnology

      Jun 2016 - Nov 2017
      Lab Engineer

    • Microsemi Corporation

      Dec 2017 - Jun 2019
      Engineer

    • Altran

      Dec 2017 - Jun 2019
      Engineer

    • Microchip Technology Inc.

      Jun 2019 - now

      • Senior Device Modeling Engineer II

        Dec 2022 - now

      • Senior Device modeling Engineer I

        Jun 2019 - Dec 2022

  • Licenses & Certifications

    • CDAC

      CDACINDIA