Jahanvi Agrawal

Jahanvi Agrawal

Developer

Followers of Jahanvi Agrawal744 followers
location of Jahanvi AgrawalBengaluru, Karnataka, India

Connect with Jahanvi Agrawal to Send Message

Connect

Connect with Jahanvi Agrawal to Send Message

Connect
  • Timeline

  • About me

    Hardware Intern @ Qualcomm | Mitacs GRI'23 Intern @SFU | ECE student at IIIT Bangalore

  • Education

    • PACE Junior Science College, Andheri, Mumbai

      2017 - 2019
    • International Institute of Information Technology Bangalore

      2019 - 2024
      IMTech Electronics and Communication Engineering
    • Lilavatibai Podar Sr Secondary School

      2015 - 2017
      Class 9th and 10th Secured 94.4% in 10th ICSE Board exams
  • Experience

    • Zense- the Software Development club of IIIT Bangalore

      Nov 2019 - Aug 2022
      Developer
    • TEDxIIITBangalore

      Jan 2020 - Sept 2020
      Speaker Curator
    • TEDxIIITBangalore

      Jan 2021 - Sept 2021
      Co-organizer
    • International Institute of Information Technology Bangalore

      May 2022 - May 2023

      Worked on creating the physical downlink data channel for 5G user equipment, following 3GPP standards and testing the design on the Zynq-Z2 hardware board. The IP designing process was done in Vivado HLS using cpp and then the output was tested again on MATLAB.

      • Teaching Assistant (System Design with FPGAs)

        Aug 2022 - May 2023
      • Teaching Assistant (Computer Architecture)

        Mar 2022 - Aug 2022
      • Summer Research Intern

        May 2022 - Jul 2022
    • VLSI System Design

      Dec 2022 - Dec 2022
      Teaching Assitant

      Conducted interactive doubt-solving sessions in a 5-day workshop on OpenFPGA with VSD using tools like Xilinx Vivado, Skywater OpenSource FPGA (SOFA) and VTR flow.

    • Qualcomm

      May 2023 - Jul 2023
      Hardware Summer Engineering Intern

      1. Worked with SoC Design and Infrastructure team on automating the generation of memory ACC serialization collaterals by developing a script for reading the same from RTL, block and config files of any architecture/chip.2. Verification of features in the Auto RTL (end-to-end) generation as part of the TCSR block

    • Simon Fraser University

      Jul 2023 - Oct 2023
      MITACS Globalink Research Intern
    • Qualcomm

      Jan 2024 - now
      Hardware Engineering Intern
  • Licenses & Certifications

    • Front-End Web UI Frameworks and Tools: Bootstrap 4

      Coursera
      Dec 2020
      View certificate certificate
    • AI and Emerging Technologies

      TalentSprint
      Apr 2022
  • Honors & Awards

    • Awarded to Jahanvi Agrawal
      Finalist at Google India's GIRL HACKATHON 2022 - Part of one of the top 15 finalist teams at Google India's first-ever Girl Hackathon 2022, where our project Think-Back was presented as a one-shot solution to listening, transcription, and summarization.
  • Volunteer Experience

    • Volunteer

      Issued by Inclusive Stem on Nov 2019
      Inclusive StemAssociated with Jahanvi Agrawal